地震数据采集系统中的数据传输系统设计

英文篇名：Data Transmission System Design in Marine Seismic Data Acquisition System
中文刊名：数据采集与处理
英文刊名：Journal of Data Acquisition and Processing
作者：王东旅 ; 杨俊峰 ; 程宏才 ; 宋克柱
英文作者：Wang Donglü1 ; 2 ; Yang Junfeng1 ; 2 ; Cheng Hongcai1 ; 2 ; Song Kezhu1 ; 2(1.Key Laboratory of Technologies of Particle Detection & Electronics ; Chinese Academy of Sciences ; Hefei ; 230026 ; 2.Anhui Key Laboratory of Physical Electronics ; University of Science and Technology of China ; Hefei ; 230026 ; China)
中文关键词：现场可编程门阵列 ; 数据传输 ; 8B/10B编解码 ; 循环冗余校验
英文关键词：field programmable gate array ; data transmission ; 8B/10B transmission code ; cyclic redundancy check
出版日期：2011-07-15
机构：中国科学院核探测技术与核电子学重点实验室;中国科学技术大学物理电子学安徽省重点实验室;
年：2011
期：04
出版单位：数据采集与处理

摘要

针对地震数据采集系统中数据传输的要求,设计了一种长距离冗余数据传输系统,采用串行/解串(Serializer/deserializer,SerDes)技术,利用现场可编辑门阵列(Field programmable gate array,FPGA)作为控制,实现了多节点数据的远距离高速有序传输。两个相邻传输节点之间使用两条互为备份的数传通道同时发送数据,接收端硬件上实现两路数据的实时校验和判选,有效地提高了传输系统的稳定性和可靠性。
A long-distance redundant data transmission system is developed for time-lapse marine seismic data acquisition system.Serializer/deserializer(SerDes) technology is applied to archieve long-distance high-speed data transmission.A field programmable gate array(FPGA) is used as a control unit to ensure the synchronization and timeliness of the multi-node system.Two inter-backup data channels which transfer the same data frame at the same time are used between two adjacent nodes.The receiver verifies each data frame and chooses a correct one in hardware,thus effectively improving the stability and reliability of the data transmission system.

引文

[1]Zhang Sifeng,Zhang Keli,Cao Ping,et al.Designand realization of remote synchronous datatransmission system based on distributedarchitecture of serial concurrent bus[C]//9thInternational Conference on Electronic Measurement&Instruments.Beijing,China:[s.n.],2009,3:358-362.
    [2]祝彩霞,刘鸿飞,王泰昆.ARIES系统的功能特性及应用技巧[J].物探装备,2007,17(2):112-115.
    [3]程敬原,宋克柱,杨俊峰.时移地震数据采集和记录系统中的单缆测试系统设计[J].吉林大学学报:工学版,2006,36(2):237-241.
    [4]Cirrus logic inc.CS5371/CS5372 low-power high-performance modulators datasheet[EB/OL].http://www.cirrus.com/en/pubs/proDatasheet/CS5371-72-F3.pdf,2005.
    [5]National semiconductor inc.CLC001 serial digitalcable driver with adjustable output[EB/OL].http://cache.national.com/ds/CL/CL001.pdf,2011.
    [6]National semiconductor inc.DS92LV1212A,16-40MHz 10-bit bus LVDS random lock deserializer withembedded clock recovery[EB/OL].http://cache.natio-nal.c-om/ds/DS/DS92LV1212A.pdf,2011.
    [7]Widmer A X,Franaszek P A.A DC-balancedpartitioned-block 8B/10B transmission code[J].IBM Journal of Research and Development,1983,27(5):440-451.
    [8]Tanenbaum A S.Computer networks[M].FourthEdition.New Jersey:Prentice Hall,2002:171-175.