支持多安全运算模块的USB3.0控制器固件设计

详细信息    查看全文 | 推荐本文 |

英文篇名：Firmware Design of USB3.0 Controller to Support Multi Information Security Calculating Modules 作者：杨亚涛 ; 曲鸣 ; 曹广灿 ; 蔡居良 英文作者：YANG Ya-tao;QU Ming;CAO Guang-can;CAI Ju-liang;Department of Electronics and Communication Engineering, Beijing Electronic Science & Technology Institute;College of Communication Engineering, Xidian University; 关键词：CYUSB3014 ; FPGA ; 多模块 ; USB3.0 英文关键词：CYUSB3014;;FPGA;;multi-module;;USB3.0 中文刊名：DKDX 英文刊名：Journal of University of Electronic Science and Technology of China 机构：北京电子科技学院电子与通信工程系;西安电子科技大学通信工程学院; 出版日期：2019-03-30 出版单位：电子科技大学学报 年：2019 期：v.48 基金：“十三五”国家密码发展基金(MMJJ20170110) 语种：中文; 页：DKDX201902006 页数：7 CN：02 ISSN：51-1207/T 分类号：37-43

摘要

USB3.0接口以其高速稳定的数据传输能力,已经成为硬件设备的主流接口。该文针对安全运算模块设计中对多模块控制的需求问题,提出了一种可用于多安全运算模块的USB3.0控制器固件设计方法。该方法充分运用CYUSB3014芯片和FPGA芯片的硬件资源,设计了接口传输模式配置、DMA通道、GPIFII接口控制逻辑等主要模块的固件程序。经测试,该方案能够有效控制多安全运算模块对PC端数据进行加解密处理,且传输速度能达到330.3MB/s,相比现有设计提升37%,实现了数据的高速可靠传输,具有较好应用前景。
        USB3.0 interface has become the mainstream interface in hardware devices for its high-speed and stable transmission capacity. In order to solve the issue of multi-module control during the design of security calculating modules, an improved firmware design scheme for USB3.0 controller is proposed to support multiple security calculating module. Our scheme fully utilizes the hardware resources in CYUSB3014 chip and field programmable gate array(FPGA) chip. The firmware programs in main modules such as the interface transfer configuration mode, the direct memory access(DMA) channel, and general programmable interface(GPIF) II control logic are also designed. Test results show that our scheme can effectively control the encryption and decryption operations by using of multiple security calculating module, and the data transmission rate can reach330.3 MB/s, which increases about 37% compared with the other schemes, and achieves the high-speed and reliable data transmission with broad prospects in application.

引文

[1]TAKUMA U,RYOHEI K,KENJI K.A challenge of portable and high-speed FPGA accelerator[C]//11th International Symposium on Applied Reconfigurable Computing.Berlin:Springer,2015:383-392.
    [2]HE F.USB Port and power delivery:an overview of USBport interoperability[C]//IEEE Symposium on Product Compliance Engineering.Chicago:IEEE,2015:1-5.
    [3]GURU R P,SUNDRAM C K.Verilog module for on the Go implementation[C]//International Conference on Energy Efficient Technologies for Sustainability.Nageycoil:IEEE,2016:768-774.
    [4]SUDHAKARAN S,CHEUNG W M,MCDONALD-MAIER K D,et al.UML based hierarchical state diagram approach for protocol designs[C]//2nd Computer Science and Electronic Engineering Conference.Colchester:IEEE,2010:1-6.
    [5]MOHAMED R S,ANNAMALAI A M.Design of channel sounder using an agile RF transceiver based USRP3 and Matlab/Simulink[C]//IEEE Region 10 Conference.Singapore:IEEE,2016:3494-3497.
    [6]THONGKHOME K,THANAVIJITPUN C,CHOOMCHUAY S.A FPGA design of AES core architecture for portable hard disk[C]//8th International Joint Conference on Computer Science and Software Engineering.Nekton Pathom:IEEE,2011:223-228.
    [7]朱耀麟,马慧铭.USB3.0超高速多串口传输系统的设计[J].电子技术应用,2013(9):129-131.ZHU Yao-lin,MA Hui-ming.Design of ultra-high-speed and multi-serial transmission system based on USB3.0[J].Applications of Electronic Technique,2013(9):129-131.
    [8]陈松.基于USB3.0的高速数据传输系统的研究与设计[D].成都:电子科技大学,2014.CHEN Song.Research and design of the high speed data transmission system based on USB 3.0[D].Chengdu:University of Electronic Science and Technology of China,2014.
    [9]JANBEN B,HUBNER M,JAESCHKE T.An AXIcompatible cypress EZ-USB FX3 interface for USB-3.0super speed[C]//International Conference on ReConFigurable Computing and FPGAs.Cancum:IEEE,2014:1-4.
    [10]CHEN J,SONG K,YANG J.A standard electronics plug-in for TDCR based on high speed high resolution ADCs[C]//19th IEEE-NPSS Real Time Conference.Nara:IEEE,2014:1-3.
    [11]LYU C,PENG J,ZHOU W,et al.Design of a high speed360-degree panoramic video acquisition system based on FPGA and USB 3.0[J].IEEE Sensors Journal,2016,11:1.
    [12]WILLIAMS I,LUAN S,JACKSON A,et al.Live demonstration:a scalable 32-channel neural recording and real-time FPGA based spike sorting system[C]//IEEEBiomedical Circuits and Systems Conference.Atlanta:IEEE,2015:1-5.
    [13]QIAN Y,FEI J.A USB3.0-based design of high-speed data channel for charge coupled devices system[C]//IEEEInternational Conference on Consumer Electronics.Taipei,China:IEEE,2015:442-443.
    [14]QIAN Y J,CUI K.Design of high speed CCD data acquisition system based on FPGA and USB3.0[C]//International Conference on Information and Communication Technology Convergence.Joju:IEEE,2015:254-256.
    [15]LIN Sheng-zhao,ZHANG Hong-fei,CUI Ke,et al.Generic design of master board of CCD controller[C]//19th IEEE-NPSS Real Time Conference.Nara:IEEE,2014:1-2.