用户名: 密码: 验证码:
应用于级联STATCOM的高精度低成本全FPGA实时仿真模型研究
详细信息    查看全文 | 推荐本文 |
  • 英文篇名:The Research on Fully FPGA-Based Real-Time Simulation with High Fidelity and Low Cost for the Cascaded STATCOM
  • 作者:朱建鑫 ; 胡海兵 ; 陆道荣 ; 姚建辉 ; 王森 ; 邢岩
  • 英文作者:Zhu Jianxin;Hu Haibing;Lu Daorong;Yao Jianhui;Wang Sen;Xing Yan;Jiangsu Key Laboratory of Renewable Energy Generation and Power Conversion Nanjing University of Aeronautics and Astronautics;
  • 关键词:实时仿真 ; 级联静止无功补偿器 ; 现场可编程门阵列 ; 改进开关函数模型
  • 英文关键词:Real-time simulation;;cascaded STATCOM;;field-programmable-gate-arrays(FPGA);;modified switching-function model
  • 中文刊名:DGJS
  • 英文刊名:Transactions of China Electrotechnical Society
  • 机构:江苏省新能源发电与电能变换重点实验室(南京航空航天大学);
  • 出版日期:2018-06-27 11:17
  • 出版单位:电工技术学报
  • 年:2019
  • 期:v.34
  • 基金:国家自然科学基金资助项目(51577088)
  • 语种:中文;
  • 页:DGJS201904016
  • 页数:9
  • CN:04
  • ISSN:11-2188/TM
  • 分类号:145-153
摘要
针对级联静止无功补偿器(STATCOM),提出一种基于现场可编程门阵列(FPGA)的高精度低成本实时仿真模型。为减小步长,提高仿真精度,提出一种改进开关函数法,将仿真模型分为非线性开关部分和线性电路部分,简化仿真模型,减少仿真计算量。通过计算开关网络外电路电压及比较逻辑得到端口电压,实现H桥死区模式下的仿真,提高模型仿真的精度与实用性。通过实时检测H桥状态,确保二极管单向导电,保证仿真正确性。为了兼顾硬件资源消耗和仿真计算速度,在设计实现上采用串并行结合,以及深度流水线技术。每相12个级联H桥STATCOM实时仿真模型只需一片Cyclone IV EP4CE115即可实现,仿真步长可达到0.85?s。Simulink/PSIM仿真和实际功率电路实验结果均验证了所提出的实时仿真的有效性。
        A fully field-programmable-gate-arrays(FPGA) based real-time simulation with high fidelity and low cost for the cascaded static synchronous compensator(STATCOM) is proposed in this paper. To improve the fidelity of the simulation with small time-step, a modified switching-function model is adopted to separate the active switches from the circuit network for computation effort reduction. With the help of external circuit voltage calculation and comparison logic, dead-time period can be covered to improve the precision of model simulation. The real-time detection of the H-bridge state ensures the unidirectional conductivity of diode to achieve the simulation accuracy. To take the hardware resource consumption and simulation step into account, serial and parallel combination design as well as deep pipelining technology is employed for the model implementation. The STATCOM of 12 cascaded H-bridges was implemented on a single FPGA chip of Cyclone IV EP4 CE115, and the simulation step can reach 0.85μs. The results of the Simulink/PSIM simulation and real system prototype experiment demonstrate the effectiveness of the proposed real-time simulation.
引文
[1]李书珍,耿华,杨耕.链式静止无功补偿器分布式控制系统[J].电工技术学报,2017,32(20):153-159.Li Shuzhen,Geng Hua,Yang Geng.A distributed control system of cascaded static synchronous compensator[J].Transactions of China Electrotechnical Society,2017,32(20):153-159.
    [2]Faruque M D O,Strasser T,Lauss G,et al.Real-time simulation technologies for power systems design,testing,and analysis[J].IEEE Power and Energy Technology Systems Journal,2015,2(2):63-73.
    [3]张晓华,郭源博,佟雷,等.三相PWM整流器的dSPACE实时仿真与控制器参数整定[J].电工技术学报,2013,28(2):219-224.Zhang Xiaohua,Guo Yuanbo,Tong Lei,et al.dSPACE real-time simulation and controller parameters tuning for three-phase PWM rectifier[J].Transactions of China Electrotechnical Society,2013,28(2):219-224.
    [4]Li W,Grégoire L A,Souvanlasy S,et al.An FPGA-based real-time simulator for HIL testing of modular multilevel converter controller[C]//IEEE Energy Conversion Congress and Exposition,Pittsburgh,PA,2014:2088-2094.
    [5]葛兴来,冯晓云,韩坤,等.三电平牵引变流器无拍频控制的硬件在回路实时仿真[J].电工技术学报,2014,29(8):204-210.Ge Xinglai,Feng Xiaoyun,Han Kun,et al.Hardwarein-the-loop application of beat-less control scheme for three-level traction inverter system[J].Transactions of China Electrotechnical Society,2014,29(8):204-210.
    [6]Wei Li,Gregoire L A,Belanger J.Modeling and control of a full-bridge modular multilevel STATCOM[C]//Power and Energy Society General Meeting,San Diego,CA,2012:1-7.
    [7]Chen Y,Dinavahi V.Digital hardware emulation of universal machine and universal line models for real-time electromagnetic transient simulation[J].IEEE Transactions on Industrial Electronics,2012,59(2):1300-1309.
    [8]Majstorovic D,Celanovic I,Teslic N D,et al.Ultralow-latency hardware-in-the-loop platform for rapid validation of power electronics designs[J].IEEE Transactions on Industrial Electronics,2011,58(10):4708-4716.
    [9]王成山,丁承第,李鹏,等.基于FPGA的配电网暂态实时仿真研究(二):系统架构与算例验证[J].中国电机工程学报,2014,34(4):628-634.Wang Chengshan,Ding Chengdi,Li Peng,et al.Real-time transient simulation for distribution systems based on FPGA,Part II:system architecture and algorithm verification[J].Proceedings of the CSEE,2014,34(4):628-634.
    [10]Li W,Gregoire L A,Robert P Y,et al.Modular multilevel converter model implemented in FPGA for HIL test of industrial controllers[C]//IEEE PESGeneral Meeting|Conference&Exposition,National Harbor,MD,2014:1-5.
    [11]Saad H,Ould-Bachir T,Mahseredjian J,et al.Realtime simulation of MMCs using CPU and FPGA[J].IEEE Transactions on Power Electronics,2015,30(1):259-267.
    [12]王潇,张炳达,陈铭.基于RTDS和FPGA联合仿真平台的多速率实时仿真方法[J].电力系统自动化,2016,40(12):144-150.Wang Xiao,Zhang Bingda,Chen Ming.Multi-rate real-time simulation method based on RTDS and FPGA co-simulation platform[J].Automation of Electric Power Systems,2016,40(12):144-150.
    [13]Gnanarathna U N,Gole A M,Jayasinghe R P.Efficient modeling of modular multilevel HVDCconverters(MMC)on electromagnetic transient simulation programs[J].IEEE Transactions on Power Delivery,2011,26(1):316-324.
    [14]王潇,张炳达,乔平.一种面向微电网实时仿真的分块分层并行算法[J].电工技术学报,2017,32(7):104-111.Wang Xiao,Zhang Bingda,Qiao Ping.A block hierarchical parallel method for real-time simulation of microgrid[J].Transactions of China Electrotechnical Society,2017,32(7):104-111.
    [15]Jin H.Behavior-mode simulation of power electronic circuits[J].IEEE Transactions on Power Electronics,1997,12(3):443-452.
    [16]Alimeling J H,Hammer W P.PLECS-piece-wise linear electrical circuit simulation for Simulink[C]//Proceedings of the IEEE 1999 International Conference on Power Electronics and Drive Systems,Hong Kong 1999:355-360.
    [17]王成山,李鹏,黄碧斌,等.一种计及多重开关的电力电子时域仿真插值算法[J].电工技术学报,2010,25(6):83-88.Wang Chengshan,Li Peng,Huang Bibin,et al.An interpolation algorithm for time-domain simulation of power electronics circuit considering multiple switching events[J].Transactions of China Electrotechnical Society,2010,25(6):83-88.

© 2004-2018 中国地质图书馆版权所有 京ICP备05064691号 京公网安备11010802017129号

地址:北京市海淀区学院路29号 邮编:100083

电话:办公室:(+86 10)66554848;文献借阅、咨询服务、科技查新:66554700