用户名: 密码: 验证码:
数字广播接收机的软件无线电研究
详细信息    本馆镜像全文|  推荐本文 |  |   获取CNKI官网全文
摘要
软件无线电是1992年美国首次提出的一种实现无线通信的新的体系结构。它是一种用软件来实现物理层连接的无线通信设计,其基本概念是把硬件作为无线通信的基本平台,把尽可能多的无线通信及个人通信功能用软件实现。这样,无线通信新系统、新产品的开发将逐步转到软件的开发上来,而无线通信产品的价值也将越来越多地体现在软件上,这是无线通信领域继固定到移动、模拟到数字之后的第三次革命。软件无线电的理想是把天线上的信号或中频信号直接由高性能模数转换器数字化,再传送给终端,这样软件无线电电台就可在同一平台上,安装不同的软件来实现灵活的通信功能。但对于大多数民用系统来说,按目前的芯片技术,这还只是一个遥远的梦想。因此,如何的进行软件无线电系统的设计,软硬件的划分,数字处理器的设计成了软件无线电中关键的技术。根据软件无线电的应用环境及目前硬件水平,本文研究了数字调幅广播技术,它是为了解决模拟调幅广播中频谱利用率低、信号接收质量差等问题提出的,全球统一的技术标准采用了OFDM并行传输体制。本文在参加了浙江大学信息与电子工程学系SOC研究小组承担的国家863超大规模集成电路设计重大专项项目,参与开发了具有自主知识产权的DSP处理器-MD32。在此基础上研究了基于数字广播接收机的软件化设计。本文主要研究数字广播数据传播技术,比较了现行数字广播各种方案。整合各种现有OFDM同步技术,根据数字广播的特殊帧、导频结构作了相应改进,提出了频率、符号的粗、细、跟踪三步骤一种完整数字广播基带接收方案。
     对数字广播系统接收机进行了软件化研究,提出了一种多模式,多频段数字广播的软件化接收机结构,并分析了算法特点和复杂度,根据算法/结构协同设计的方法提出了应用于无线接收处理的坐标转换、加法比较选择等专用指令用来提高处理器的性能。
     研究了应用于软件无线电技术的数字信号处理器中三个关键部件的优化。通过逻辑和电路上的并行执行思想对译码级数据旁路进行电路优化。利用分散集中控制,减少驱动器件的方法对原来的中央控制器进行了优化。在算法上采用冗余二进制并行加法算法对四级流水的乘累加(MAC)进行了电路上的优化,使得在满足设计要求的前提下减少为三级流水。
Software radio is first introduced in 1992 by USA and it is a new architecture for wireless communication. It is a wireless technology that uses software to realize the physical link. The basic idea is let the hardware as common platform, put more and more wireless arithmetic and personal function to software platform. So the developing of new wireless system and new wireless production will transform to software design, and the value of wireless communication will appearance in software development. This is the third revolution after fixed to mobile and analogy to digital transform.The ideal case of software radio is transform the signal from antenna or IF signal to digital using high performance A/D apparatus, and then send to personal terminal. The software terminal can receive different mode signal by using different program in the same platform. But most of system for common people is more complex than the ability of current integer ciruit(IC) for software realization, so this is just a good dream for us.In this way, how to design a good software system, how to depart the software from hardware and how to design a high performance DSP become the key technology in software radio. According to the ability of current DSP This thesis study a case for digital Radio mondial(DRM) system. DRM is developed to solve the analogy radio's shortcoming. OFDM is adopted in global standard-DRM. This thesis is based on the work on China 863 program -32 bits digital signal processor design for SOC and discussed the software design in DRM system. This paper first research the electric wave circumstance in radio frequency band. Comparing different existing system for digital radio. Combining the several OFDM synchronized schemes and taking the special frame architecture into accord, the paper gives a complete frequency, time synchornize method that using 3 steps- coarse, fine estimation and track.Study the software architecture for DRM system, show a software receiver that combing multi-mode(analyog,digit) and mult-band(AM,FM).Analyse the main receiving algorithm-FFT, channel estimation and so on and the characteristic of those algorithm.The complexity of those is also discussed. In order to improve the DSP performance, some special instruc-tions(CORDIC,ACS) fit wireless communication process is adopted through algorithm/architecture Co-design.Optimize three key units in DSP that used in software radio, parallel execution of bypassing unit(BPU) with instruction decode(ID) in architecture level and transform serial select with priority to parallel execution are applied to reduce time delay. Separate the center control to some small disperse control units and decrease the main signal's drive by sorting all interface registers into small ones to optimize the original pipeline control unit. Adopting redundant binary representation algorithm to transform the serial adder to parllel one that used in multiply-add instruction(MAC) to reduce delay. Reduce the original four stages pipline exection to three stages.
引文
[1] Joe Mitola, "The Software Radio Architecture " , IEEE Communications Magazine, May 1995.
    [2] Enrico Bruacchini,CSELT, " The software Radio Concept" IEEE Communications Magazine. September 2000,pp.l38 - 13
    [3] D. Smith, "A perspective on multi-band, multi-mission radios " , MILCOM, IEEE Press, NY, 1995.
    [4] V. Bose et al., "Virtul Radio " IEEE JSAC, April, 1999.
    [5] V. Bose, et al, " Virtual Radio " , IEEE JselAreas Commun. on Software Radios, IEEE Press, NY, 1998.
    [6] Stephen Preichhart, and Roger Dygert, " The Software Radio Development System " , IEEE Personal Communications, August 1999.
    [7] Walter H. W. TuTTLEBEE, " Software-Defined Radio: Facts of a Developing Technology " , IEEE Personal Communications, April 1999.
    [8] J. P. Dodley, R. H. Ervingand C. W. Rice, " In-building Software Radio Architecture, Design and Analysis " , Personal, Indoor and Mobile Radio Communications, 2000. PIMRC 2000. The 11th IEEE International Symposium on , Volume: 1 pp. 479 -483, 2000.
    [9] Heiko Erben and Kyriacos Sabatakakis, " Advanced Software Radio Architecture for 3rd Generation Mobile systems " , VTC98, Volume 2, pp. 825-829, 1998.
    [10] D. Upmal and R. Lackey, "Speakeasy, the military software radio " , IEEE Comm un. Mag. , IEEE Press, NY, 1995.
    [11] J. Evans, et al, " The rapidly deployable radio network ", IEEE J. Sel. Areas Commun. , IEEE Press, NY, April 1999.
    [12] J. Mitola, "Software Radios: Object-Oriented Approaches to Wireless Systems " , John Wiley Sons, Inc, 2000.
    [13] K. Zangi and Koilpillai, "Software radio issues in cellular base stations ", JSAC, IEEE Press, NY, 1998.
    [14] M.Mehta and M. Wesseling, "Adaptive Baseband Sub-System for TRUST " , Personal, Indoor and Mobile Radio Communications, 2000. PIMRC 2000. The 11th IEEE International Symposium on , Volume: 1, pp. 29 -33, 2000
    [15] David Murotake, John Oates, "Practical Implementation of Software Re-configurable Multi-User Detection for Maximizing Capacity and Coverage of IMT-2000 DS-CDMA Base Stations " , Personal, Indoor and Mobile Radio Communications, 2000. PIMRC 2000. The 11th IEEE International Symposium on , Volume: 1 , pp. 463 -468, 2000.
    [16] James E. Gunn, Kenneth S. Barron, and William Ruczczyk, "A Low-Power DSP Core -Based Software Radio Architecture " , IEEE Journal on Selected Areas in Communications, Vol. 17, No. 4, April 1999.
    [17] Pentti Leppanen, Jaakko Reinila, Asko Nykanen, "Software Radio-An Alternative for the Future in Wireless Personal and Multimedia Communications " , IEEE International Conference Personal Wireless Communications: Jaipur, India, Feb. 1999.
    [18] D. Bnnett, "The ACTS FIRST Project And Its Approach To Software Radio Design " , Proc. 4th ACTS Mobile Communications Summit, (EC), 1999.
    [19] “软件无线电原理与应用”,杨小牛,楼才义,徐建良,电子工业出版社,北京,2001
    [20] 赵民建,“多波段、多速率、多模式软件无线电接收技术研究”,浙江大学信电系博士论文,2003
    [21] 洪享,“嵌入式数字信号处理器研究与设计”,硕士毕业论文,2003年2月
    [22] TMS320C54x DSP CPU and Peripherals Reference Set Volume 1, TI technologies, Inc.
    [23] Joe Heinrich,MIPS R4000 Microprocessor User's Manual,Second Edition,MIPS Technologies,Inc.
    [24] Analog Devices, "ADSP-218x DSP Hardware Reference", February 2001.
    [25] Mika Kuulusa " DSP Processor Core-Based Wireless System Design" ,Doctor Thesis,Tampere University of Technology
    [26] http://www.ti.com
    [27] http://www.analog.com
    [28] http://www.motorola.com
    [29] M. Schlett, "the RISC challenge in signal processing" ,IEEE Electronics,Circuits, and Systems Proceeding, vol.1, pp. 550-553, Oct., 1996.
    [30] Q. He, and C.H. Hou, "RNIW: a novel general-purpose DSP architecture" , IEEE Electronics,Acoustics, Speech, and Signal Processing Proceeding, vol. 6, pp.3302-3305, May,1996.
    [31] J. Chaoui, K. Cyr, S.D. Gregorio, J.P. Giacalone, J. Webb, and Y. Masse, "Open multimedia application platform: enabling multimedia applications in third generation wireless terminals through a combined RISC/DSP architecture" , IEEE International Conference on Acoustics, Speech, and Signal Processing, vol. 2, pp. 1009-1012, May, 2001.
    [32] W. Jeong, S. An, M. Kim, S, Heo, Y. Kim, S. Moon, and Y. Lee, "Design of a combined processor containing a 32-bit RISC microprocessor and a 16-bit fixed-point DSP on achip" , International Conference on VLSI and CAD, pp. 305-308, Oct., 1999.
    [33] J. Noel, V.G. Oklobdzija, "New pipelined architecture for DSP" , Twenty-Ninth Asilomar Conference on Signals, Systems and Computers, vol. 1, pp. 137-140, Oct., 1995.
    [34] M. Dolle, and M. Schlett, "A cost effective RISC/DSP microprocessor for embedded systems" , IEEE Micro, vol.15, pp. 32-40, Oct. 1995.
    [35] Kolagotla, R.K.; Fridman, J.; Hoffman, M.M.; et al ; " A 333-MHz dual-MAC DSP architecture for next-generation wireless applications" ,Acoustics, Speech, and Signal Processing, 2001. Troceedings. (ICASSP ' 01). 2001IEEE I ternational Conference on, Volume: 2,7-11 May 2001Page(s): 1013-1016 vol.2
    [36] Mujtaba, S.A.;"Trends in dicital signal processors" ,VLSI Technology, Systems, and Applications, 1999. International Symposium on, 8-10 June 1999, Pages:108-111
    [37] Clark, L.T.;"Trends and challenges for wireless embedded DSPs",Custom Integrated Circuits Conference, 2003. Proceedings of the IEEE 2003,21-24 Sept. 2003 Pages:171-176
    [38] Frantz, G.;"Digital signal processor trends" ,Micro, IEEE, Volume: 20, Issue: 6, Nov.-Dec. 2000, Pages:52-59
    [39] Verbauwhede, I.; Schaumont, P.; Piguet, C.; Kienhuis, B.;"Architectures and design techniques for energy efficient embedded DSP and multimedia processing",Design, Automation and Test in Europe Conference and Exhibition, 2004. Proceedings , Volume: 2, 16-20 Feb. 2004, Pages:988-993 Vol.2
    [40] Yuan-Hao Huang; Hsi-Pin Ma; Ming-Luen Liou; Tzi-Dar Chiueh;"A 1.1 G MAC/s subword-parallel digital signal processor for wireless communication applications" ,Solid-State Circuits, IEEE Journal of, Volume: 39, Issue: 1, Jan. 2004, Pages:169-183
    [41] Chi-Kuang Chen; Po-Chih Tseng; Yung-Chil Chang; Liang-Gee Chen; "A digital signal processor with programmable correlator array architecture for third generation wireless communication system" ,Circuits and Systems ⅠI: Analog and Digital Signal Processing, IEEE Transactions on [see also Circuits and Systems ⅠI: Express Briefs, IEEE Transactions on[ , Volume: 48, Issue: 12, Dec. 2001, Pages:ill0-1120
    [42] Po-Chih Tseng; Chi-Kuang Chen; Liang-Gee Chen;"CDSP: an application-specific digital signal processor for third generation wireless communications" ,Consumer Electronics, IEEE Transactions on , Volume: 47, Issue: 3, Aug. 2001, Pages:672-677
    [43] Pdezenman, M.J.;"The rebirth of radio" ,Spectrum, IEEE, Volume: 38, Issue: 1, Jan. 2001, Pages:62-64
    [44] 李春霞,“调幅广播的发展方向”,西部广播电视.2004(6).-17-18
    [45] 吕锐,“DRM传输系统的研究与实现”,世界广播电视.2004,18(5).-44-48,50
    [46] 冯锡增,“从矿石机到DRM”,世界广播电视.2004,18(4).-86—86
    [47] 杨明,“DRM接收机的研制”,世界广播电视.2004,18(3).-62—63
    [48] 陶嘉庆,李国华,“数字调幅广播的技术准备”,世界广播电视.2004,18(3).-54-55,113
    [49] 江山盛,肖志刚,“一种基于虚拟无线电的DRM中频发射机”,无线电工程.2004,34(1).-50-53
    [50] 李栋,"DRM接收机技术”,广播与电视技术.2003,30(9).-90-94
    [51] 陈文飞,徐伟掌,吕锐,“基于PC的DRM广播系统发射前端模块设计”,广播与电视技术.2003,30(12).-95—98
    [52] 邹峰,毕东升,“数字AM系统”,电声技术,1999年,第2期,No.2.
    [53] 王江,陈亚骏,“数字调幅广播的构成和方案比较”,电声技术,No.51999
    [54] H.R.Walker,"VPSK and VMSK modulation transmit digital audio and video at 15bits/sec/hz",IEEE Transaction on Broadcasting, 1997, 43(1),96-103.
    [55] H.R.Walker ,"The advantages of VPSK modulation for data transmission: 10bits/Hz data compression without loss of signal power",WESCON/'95. Conference Record. San Pranscisco,Nov,1995,454-462
    [56] H.R. Walker, B. Stryzak, and M.L. Walker, "Attain high bandwidth efficiency with VMSK modulation", Microwaves ~ RF, December 1997. http://www.wsdmag.com/
    [57] P.Karn "The VMSK delusion", http://people.qualcomm.com/karn/papers/vmsk.
    [58] Tomazic, S. "Comments on spectral efficiency of VMSK", Broadcasting, IEEE Transactions on, Volume: 48, Issue: 1, March 2002 Pages:61-62
    [59] 徐友云,阮铭,宋文涛,罗汉文,“用于无线数字传输的双相编码调制”,上海交通大学学报,2000,34(2),250—253
    [60] 胡剑凌徐盛等,“实现20比特/秒/赫兹的无线传输数字调制算法一VMSK/2”,电子学报.2002,30(8).-1153-1155
    [61] 李小平,吴乐南,“一类规范的类正弦VMSK调制的功率谱分析”,电波科学学报.2003,18(6).-722—726
    [62] 李小平,吴乐南,“类正弦VMSK调制信号的正交性”,电路与系统学报,9(4),2004年8月,PP.33—36
    [63] 陈晓毅姚庆栋刘小成,“高效数字调制VMSK的错觉”,电子与信息学报.2003,25(11).-1558-1563
    [64] 吴乐南,“超窄带传输与缩频通信体制”,电信快报.2004(2).-16—18
    [65] K.Feher, "Ultra high spectral efficiency Feher Keying(FK)", US Par.6,198,777. http://fehertechnologies.com
    [66] ISD Communications, Time-Shift Keying(TSK)
    [67] H.Nogami and T.Nagashima,"A Frequency and timing period acquisition technique for OFDM system",in Proc.PIRMC'95,pp.1010-1015,1995.
    [68] K.Taura,M.Tsujishita,M.Takeda,H,Kato,et al,"A digital audio broadcasting(DAB) receiver" ,IEEE Trans.Consumer Electorn,Vol.42,pp.322-327,Aug.1996.
    [69] Jeong-Ki Min and Hyoung-Kyu Song, "Frequency Synchronization for Digital Audio Broadcasting" ,IEEE Trans.on Consumer Electronics,Vol.49,No.2,pp.290-295,May.2003
    [70] T.Keller and L.Hanzo, "Adaptive multicarrier modulation : A convenient framework for time-frequency processing in wireless commumications", Processing of the IEEE,Vol.88,May 2000,pp.611-642.
    [71] Daniel Landstrom. "Synchronization in OFDM systems", Licentiate in Engineering Thesis. PhD thesis, Lund University 1999.
    [72] K.Sathananthan and C. Tellambura. "Probability of error calculation of OFDM systems with frequency offset". IEEE Transactions on communications,49(ll), November 2001.
    [73] Thierry Pollet. "BER sensitivity of OFDM systems to carrier frequency offset and Wiener phase noise". IEEE Trans. on Communications,34(2):191-193, 1995.
    [74] P. H. Moose. "A technique for orthogonal frequency division multiplexing frequency offset correction". IEEE Trans. on Commun., 42, Oct 1994.
    [75] Speth, M.; Fechtel, S.A.; Fock, G.; Meyr, H."Optimum receiver design for wireless broadband systems using OFDm-part I. Communications" ,IEEE Transactions on,47(11),pp. :1668-1677,Nov. 1999
    [76] Sliskovic,M. "Carrier and sampling frequency offset estimation and correction in multicarrier systems" ,Global Telecommunications Conference, 2001. GLOBECOM01.IEEE,Vol: 1,pp:285o289,Nov.2001
    [77] Mattias Olsson,"A Rapid Prototype of an IEEE802.11a Synchronizer" ,Master's thesis,Linkoping university, November 13,2002
    [78] Maja Sliskovic. "Sampling frequency offset estimation and correction in OFDM systems. In Int. Conf. on Electronics, Circuits and Systems" , Pages 437-440. IEEE, 2001.
    [79] Konstantinos Nikitopoulos and Andreas Polydoros. "Compensation schemes for phase noise and residual frequency offset in OFDM systems". In Global Telecommunications Conference. IEEE, 2001.
    [80] Jan-Jaap van de Beek, M. Sandell, and P.O. Boorjesson."ML estimation of time and frequency offset in OFDM systems". IEEE Trans. on Signal Proc.,45(7),pp.1800-1805, July 1997.
    [81] Daniel Landstrom and et. al. "Symbol time offset estimation in coherent OFDM systems". IEEE Transactions on communications, 50(4), April,2002.
    [82] P.R.Chevillat,D.Maiwald,and G.Ungerboeck,"Rapid Training of a Voiceband Data Modem Receiver Employing an Equalizer with Frachtional-T Spaced coefficients" .IEEE Trans.on commun,35(9):pp.869-876,1987
    [83] Stefan H. Muller-Weinfurtner. "On the optimality of metrics for coarse frame synchronization in OFDM: A comparison". In Int. Symp. on Personal, Indoor and Mobile Radio Communication, Sept 1998.
    [84] T. Keller and L. Hanzo. "Orthogonal frequency division multiplex synchronization techniques for wireless local area networks". In PIMRC' 96, Taiwan.
    [85] Timothy M. Schmidl and Donald C. Cox. "Robust frequency and timing synchronization of OFDM". IEEE Transactions on Communications,45(12), pp.1613-1621 Dec 1997.
    [86] H. Minn, M. Zeng, and V. K. Bhargava. "On timing offset estimation for OFDM systems". IEEE Comm. Letters, 4(7),pp.242-244,July 2000.
    [87] Jian Li, Guoqing Liu, and Georgios B. Ginnakis. "Carrier frequency offset estimation for OFDM-based WLANs". IEEE Signal Processing Letters,8(3), March 2001.
    [88] V.S. Abhayawardhana and I.J. Wasell. "Residual frequency offset correction for coherently modulated OFDM Systems in wireless communication". In Vehicular Technology Conference, vol.2,pp.777-781.IEEE, 2002.
    [89] Michele Morelli and Umberto Mengali, "An Improved Frequency Offset Estimator for OFDM Applications" ,IEEE communications letters,3(3),pp.75-77, March 1999
    [90] Hlaing Minn,Vijay K. Bhargava and Khaled Ben Letaief, "A Robust Timing and Frequency Synchronization for OFDM systems",IEEE transactions on wireless communications,2(4),pp.822-839,July 2003
    [91] Baoguo Yang, K. B. Letaief, R. S. Cheng, and Z. Cao, "Timing recovery for OFDM transmission", IEEE J. Select. Areas Commun., vol. 18,No.11 pp. 2278-2290, Nov. 2000.
    [92] Frank Hofmann,Christian Hansen, and Wolfgang Schafer,"Digital Radio Mondiale(DRM) Digital Sound Broadcasting in the AM Bands",IEEE Trans.On Broadcasting,Vol.49,No.3,Sep,2003,pp.319-328.
    [93] Young-Hwan You; Jong-Ho Paik; et al;"Low-complexity coarse frequency-offset synchronization for OFDM applications" ,Communications, 2001. ICC 2001. IEEE International Conference on,Vol.8,June 2001 pp:2494-2498
    [94] "Digital Radio Mondiale (DRM); System Specification", European Telecommunication Standards Institute (ETSI), ETSI TS 201980.6,2004.
    [95] 王亚军,张玉,解明祥,“短波电离层反射信道模型的建立与仿真”,电波科学学报,June,2004,Vol.19,No.3.pp.357—361
    [96] 陈跃,金力军,“短波信道特性及模拟器的实现”,西安电子科技大学学报,Dec,1992,Vol.19,No.4,pp.38—44
    [97] 李栋,“数字AM FM与数字卫星广播接收”,北京广播学院出版社:2000。
    [98] Pollet, T.; Spruyt, P.; Moeneclaey, M.;"The BER performance of OFDM systems using non-synchronized sampling" ,Global Telecommunications Conference .IEEE, 1994. 28 Nov.-2 Dec.pp.253-257 vol.1
    [99] 孙健,“突发OFDM系统的同步技术研究”,浙江大学通信与信息系统博士论文,2005,3
    [100] “软件无线电体系结构:应用于无线系统工程中的面向对象的方法”;(美)Joseph Mitola Ⅲ著;赵荣黎,王庭昌,李承恕译,机械工业出版社2003
    [101] “软件无线电技术与实现=Software defined radio enabling technologies”;(英)Walter Tuttlebee主编;杨小牛[等] 译,电子工业出版社2004
    [102] “软件无线电技术及其应用;Software radio technologies and their applications”;吴利民,薛峰,吴宁生编著,武汉大学出版社2000
    [103] “全数字接收机理论与技术”,张公礼,科学出版社,2005
    [104] “广播电视技术概论”;史萍,倪世兰编著,中国广播电视出版社,2003
    [105] “中波和短波调幅广播发射机基本参数”,GB/T 9376-1988
    [106] “调频广播发射机技术参数和测量方法”,GB/T 4312.1—84
    [107] I.J. Good, "The interaction algorithm and practical Fourier analysis,"JR Statist. Soc. B 20(2), 361-372(1958)
    [108] I.J. Good, "The relationship between two fast Fourier transforms," IEEE Trans. Comput., vol. 20, pp. 310-317, Mar. 1971.
    [109] D. P. Kolba and T. W. Parks, "A prime factor FFT algorithm using high speed convolution," IEEE Trans. on ASSP, vol. 25, pp. 281-294, August 1977. also in [8] .
    [110] S. Winograd, "On computing the discrete Fourier transform," Mathematics of Computation, vol. 32, pp. 175-199, January 1978.
    [111] C. S. Burrus and P. W. Eschenbacher, "An in-place, in-order prime factor FFT algorithm," IEEE Transactions on Acoustics, Speech, and Signal Processing, vol. 29, pp. 806-817, August 1981. Reprinted in it DSP Software, by L.R. Morris, 1983.
    [112] H. W. Johnson and C. S. Burrus, "Large DFT modules: N=11, 13, 17, 19, and 25," Tech. Rep. 8105, Department of Electrical Engineering, Rice University, Houston, TX 77251-1892, 1981.
    [113] H. W. Johnson and C. S. Burrus, "The design of optimal DFT algorithms using dynamic programming," IEEE Transactions on Acoustics, Speech, and Signal Processing, vol. 31, pp. 378-387, April 1983.
    [114] H. W. Johnson and C. S. Burrus, "On the structure of efficient DFT algorithms," IEEE Transactions on Acoustics, Speech, and Signal Processing, vol. 33, pp. 248-254, February 1985.
    [115] Clive Temperton, "Implementation of a Self-Sorting In-Place Prime Factor FFT Algorithm",Journal of computational physics 58,pp.283-299(1985)
    [116] C. Temperton, "A self-sorting in-place prime factor real/half-complex FFT algorithm," Journal of Computational Physics, vol. 75, pp. 199-216, 1988.
    [117] C. Temperton, "A new set of minimum-add small-n rotated DFT modules," Journal of Computational Physics, vol. 75, pp. 190-198, 1988.
    [118] Kar-lik Wong and Wan-Chi Siu, "fast address generation for the computation of prime factor algorithms" ,Acoustics, Speech, and Signal Probessing, 1989. ICASSP-89., 1989 International Conference on,23-26 May 1989 Pages:1091-1094 vol.2
    [119] Kar-lik Wong,Raymond Chan,et.al, "effecient address generation for prime factor algorithms" ,IEEE Trans. on Acoustics,Speech and Signal Processing,Vol.38,No.9,Sep,1990,pp. 1518-1527
    [120] H.V. Sorensen, M.T. Heideman, and C.S. Burrus. " On computing the split-radix FFT". ASSP,1986, 34(1), pp.152-156.
    [121] P. Duhamel and H. Hollman. "Split-radix FFT algorithms". Electronics Letters,1984, Jan 5, 20,pp.14-16.
    [122] P.Hoer, "A statistical discrete-time model for the WSSUS multipath channel" ,IEEE Trans. Vehicular Technol., vol. 41, no. 4, pp. 461-468,November 1992.
    [123] C. C. Watterson, J. R. Juroshek, and W. D. Bensema, "experimental confirmation of an HF channel model,"IEEE Trans. Commun. Technol.,vol.18, no.6, pp. 792-803, December 1970.
    [124] 刘岩,董在望,“用于DRM接收机的信道估计算法”,电声技术,2004 No.8.
    [125] Van De Beek J J, Edofrs O, Sandell M, Wilsom S K, "On channel estimation in OFDM system". Proc. IEEE Vehicular Technology Copf.,Chicago,1995, Pages:815-819.
    [126] 束锋,罗琳,吴乐南,“OFDM通信中的一种通用的信道估计模型”,电路与系统学报,6(2),June,2001,pp:39-43.
    [127] Ove Edfors, Magnus Sandell, et al "OFDM Channel Estimation by Singular Value Decomposition" IEEE Trans. on com., 46(7), 1998 pp.931-939.
    [128] Sinem Coleri,Mustafa Ergen, et al "Channel Estimatiol Techniqures Based on Pilot Arrangement in OFDM Systems" IEEE trans on broadcasting. 48(3), Sep.2002, pp.223-229.
    [129] Sgraja, C.; Lindner, J., "Estimation of rapid time-variant channels for OFDM using Wiener filtering" , Communications, 2003. ICC'03.IEEE International Conference on, Volume: 4, 11-15 May 2003 Pages:2390-2395 vol.4
    [130] Athaudage, C.R.N.; Jayalath, A.D.S.,"Low-complexity channel estimation for wireless OFDM systems", Personal, Indoor and Mobile Radio Communications, 2003. PIMRC 2003. 14th IEEE Proceedings on ,Volume: 1, 7-10 Sept. 2003 Pages:521-525 Vol.1
    [131] Jae-Ho Ryu; Yong-Hwan Lee, "Design of implementation-efficient channel estimation filter for wireless OFDM transmission", Vehicular Technology Conference, 2003. VTC 2003-Spring. The 57th IEEE Semiannual, Volume: 3, 22-25 April 2003 Pages:1590-1594 vol.3
    [132] Fernandez-Getino Garcia, M.J.; Paez-Borrallo,J.M.; Zazo, S.;"DFT-based channel estimation in 2D-pilot-symbol-aided OFDM wireless systems", Vehicular Technology Conference, 2001. VTC 2001Spring. IEEE VTS 53rd , Volume: 2, 6-9 May 2001 Pages:810-814 vol.2
    [133] Xiaoqiang Ma; Kobayashi, H.; Schwartz, S.C.;"Joint frequency offset and channel estimation for OFDM", Global Telecommunications,Conference, 2003. GLOBECOM '03. IEEE , Volume: 1, 1-5 Dec. 2003 Pages:15-19 Vol.1
    [134] Said, F.; Aghvami, H.; "Linear two dimensional pilot assisted channel estimation for OFDM systems", Telecommunications, 1998. 6th IEE Conference on (Conf. Publ. No. 451) , 29 March-1 April 1998 Pages:32-36
    [135] Seog Geun Kang; Yong Min Ha; Eon Kyeong Joo; "A comparative investigation on channel estimation algorithms for OFDM in mobile communications", Broadcasting, IEEE Transactions on, Volume: 49,Issue: 2, June 2003 Pages:142-149
    [136] Meng-Han Hsieh;Che-Ho Wei; "Channel estimation for OFDM systems based on combtype pilot arrangement in frequency selective fading channels", Consumer Electronics, IEEE Transactions on, Volume: 44, Issue: 1, Feb. 1998 Pages:217-225
    [137] Hoeher, P.; Kaiser, S.; Robertson, P.;"Two-dimensional pilot-symbol-aided channel estimation by Wiener filtering"Acoustics, Speech, and Signal Processing, 1997. ICASSP-97., 1997 IEEE International Conference on , Volume: 3, 21-24 April 1997 Pages:1845-1848 vol.3
    [138] F. Hofmann, "Pilot-aided channel estimation algorithms for digital radio mondiale (DRM)",in Proc. of the 6th Int. OFDM-Workshop (InOWo),Hamburg, 2001, pp.14.1-14.5.
    [139] 万旺根,余小清,“信息与编码理论基础”,上海大学出版社,2000
    [140] 王育民,梁传甲,“信息与编码理论”,西北电讯工程学院出版社,1986
    [141] Heiko Schmidt Karl-Dirk Kammeyer Quantization and its Effects on OFDM comcepts for wireless Indoor Applications http://www.comm.uni-bremen.de
    [142] Dawid, H.; Meyr, H.;"The differential CORDIC algorithm: Constant scale factor redundant implementation without correcting iterations", Computers, IEEE Transactions on , 45(3), March 1996 pp:307-318
    [143] Schimpfle, C.V.; Simon, S.; Nossek, J.A.;"Low power CORDIC implementation using redundant number representation", Application-Specific Systems, Architectures and Processors, 1997. Proceedings., IEEE International Conference on , 14-16 July 1997 pp:154-161
    [144] Shen-Fu Hsiao; Jen-Yin Chen;"VLSI implementation of digit-recurrent CORDIC with constant scaling factor", Circuits and Systems, 1997. ISCAS '97., Proceedings of 1997 IEEE International Symposium on, Volume: 3, 9-12 June 1997 pp:2068-2071 vol.3
    [145] Lee, J.-A.; Lang, T.;"Constant-factor redundant CORDIC for angle calculation and rotation", Computers, IEEE Transactions on , 41(8) , Aug. 1992 pp:1016-1025
    [146] Valls, J.; Kuhlmann, M.; Parhi, K.K.;"Efficient mapping of CORDIC algorithms on FPGA", Signal Processing Systems, 2000. SiPS 2000. 2000 IEEE Workshop on, 11-13 Oct. 2000 pp:336-345
    [147] Wassatsch, A.; Dolling, S.; Timmermann, D.;"Area minimization of redundant CORDIC pipeline architectures", Computer Design: VLSI in Computers and Processors, 1998. ICCD '98. Proceedings., International Conference on , 5-7 Oct. 1998 pp:136-141
    [148] Antelo, E.; Bruguera, J.D.; Villalba, J.; Zapata, E.L.;"Redundant Cordic rotator based on parallel prediction", Computer Arithmetic, 1995., Proceedings of the 12th Symposium on, 19-21 July 1995
    [149] ADSP-TS201 TigerSHARC Processor Programming Reference (Rev 1.0, August 2004) chapter 4,http://www.analog.com
    [150] 于青,董在望,“数字调幅广播系统(DAM)中应用Turbo码的分析”,电声技术,2004(01).63-66.
    [151] XiaoYi Chen, Qingdong Yao, Peng Liu,"Speed-optimized ASIC turbo decoder core design" ,Proc. SPIE Vol. 5284, p. 214-220,Wireless Communications and Networks.
    [152] Xiaoyi Chen, Qingdong Yao, Peng Liu ,"Turbo decoder core design for system development",Proc. SPIE Vol. 5117, p. 618-622, VLSI Circuits and Systems.
    [153] J. Hennessy and D. A. Patterson, Computer Architecture: A Quantitative Approach, 2nd ed. San Mateo, CA: Morgan Kaufmann, 1996
    [154] 石教英等编,“计算机体系结构”,浙江大学出版社,1998年10月第1版
    [155] M.S.Dolle, S. Jhand, W. Lehner, O. Muller, and M. Schlett, "A 32-b RISC/DSP microprocessor with reduced complexity", IEEE Solid-State Circuits, vol. 32, Jul., 1997, pp. 1056-1066.
    [156] J.Smith and S. Weiss, "PowerPC 601and alpha 21064: A tale of two RISC's," IEEE Comput., vol. 27, June 1994, pp. 46-58.
    [157] D. Greenhill, E. Anderson, J. Bauman, A. Charnas, R. Cheerla, C. Hao M. Doreswamy, P. Ferolito, S. Gopaladhine, K. Ho, etc., "A 330MHz 4-way superscalar microprocessor", IEEE International Solid-State Circuits Conference (44th ISSCC), Feb. 6-8,1997, pp. 166-167, 449.
    [158] P. Hofstee, N. Aoki, D. Boerstler, P. Coulman, S. Dhong, B. Flachs, etc., "A 1 GHz singleissue 64 b PowerPC processor", IEEE International Solid-State Circuits Conference (ISSCC 2000), Feb. 7-9, 2000, pp. 92-93.
    [159] The IDTR3051,R3052.RISController. Hardware User's Manual, Revision 1.4,July 15, 1994, Integrated Device Technology, Inc
    [160] TMS320C4x user's guide,1993,TI技术资料,参阅http://www.ti.com
    [161] 何小艇,数字电路,浙江大学出版社,1995年10月,杭州
    [162] 浙江大学信息与通信工程研究所,超大规模集成电路SOC重大专项预启动项目技术报告(863-SOC-Y-3-2),2001年8月,内部资料
    [163] 浙江大学信息与通信工程研究所,MD32 ISA User Manual,2003年4月,内部资料
    [164] TSMC 0.18mm Process 1.8-Volt SAGE-XTM Standard Cell Library Databook, Artisan Components,Feb.2OO2,Release 4.0.
    [165] 李东晓,系统芯片中媒体增强数字信号处理器核设计研究,浙江大学博士论文,2004,1
    [166] 周莉,RISC/DSP处理器的结构、微结构设计研究,浙江大学博士论文,2004,1
    [167] 郑伟,多媒体应用的高性能数字信号处理器功能部件结构设计研究,浙江大学博士论文,2003,10
    [168] 俞国军,分散式数据转发通道设计,浙江大学通信与信息系统研究所资料,2004,3,26
    [169] A. Abnous and N. Bagherzadeh: Pipelining and Bypassing in a VLIW Processor, IEEE Trans.on Parallel and Distributed Systems, Vol. 5, No. 6, June 1994, pp. 658-663.
    [170] M. Sami, D. Sciuto, C. Silvano, et al. Exploiting data forwarding to reduce the power budget of VLIW embedded processors, Proc.Design, Automation and Test in Europe, pp. 252-257, 2001. http://citeseer.nj.nec.com/sami01exploiting.html
    [171] M. Sami, D. Sciuto et al., Low-Power Data Forwarding for VLIW Embedded Architectures, IEEE Trans. VLSI, Vol.10,No.5,Oct.2002,pp. 614-663.
    [172] Natarajan Kannan, Palanidaran Chidambaram, et al. Compiler assisted Data Forwarding in VLIW/EPIC architectures, 9th International Conference on High Performance Computing (HiPC 2002) December 18-21, 2002, Bangalore,lndia.
    [173] Kenneth A.Ross et al, Discrete mathematics, second editon,Pretice-Hall,Inc,1988
    [174] 沈绪榜,杜敏,VLSI设计导论,北京-高等教育出版社,1995
    [175] O. L. MacSORLEY, "High-Speed Arithmetic in Binary Computer", Proc. Of IRE, June 1961, pp. 67-91
    [176] M. D. Ercegovac and T. Lang , "Fast multiplication without carry-propagate addition," IEEE Transactions on Computers, vol. C-39, pp. 1385-1390, Nov. 1990.
    [177] M. D. Ercegovac and T. Lang, "Redundant and on-line CORDIC: application to matrix triangularization and SVD," IEEE Transactions on Computers, vol. C-39, pp. 725-740, Jun. 1990.
    [178] M. J. Irwin and R. M. Owens, "Digit-pipelined arithmetic as illustrated by the paste-up system: A tutorial ," IEEE Computer, pp. 61-73, Apr. 1987.
    [179] S. Kuninobu, T. Nishiyama, H. Edamatsu, T. Taniguchi, and N. Takagi, "Design of high speed MOS multiplier and divider using redundant binary representation," in Proc. of the 8th Symposium on Computer Arithmetic, pp. 80-86, 1987.
    [180] H. Makino, Y. Nakase and H. Shinohara, "A 8.8-ns 54~*54-bit multiplier using new redundant binary architecture," in Proceedings of the International Conference Computer Deign (ICCD), Cambridge, Massachusetts, pp. 202-205, Oct. 1993.
    [181] H. R. Srinivas and K. K. Parhi, "A fast VLSI adder architecture," IEEE Journal of Solid-State Circuits, vol. SC-27, pp. 761-767, May 1992.
    [182] N. Takagi, H. Yasuura, and S. Yajima, "High-speed VLSI multiplication algorithm with a redundant binary addition tree," IEEE Transactions on Computers, vol. C-34, pp. 789-796, Sep.
    [183] B. Parhami, "Generalized signed-digit number systems: a unifying framework for redundant number representations," IEEE Transactions on Computers, vol. C-39, pp. 89-98, Jan. 1990.
    [184] S.M. Yen, C. S. Laih, C. H. Chen and J. Y. Lee, "An efficient redundant-binary number to binary number converter," IEEE Journal of Solid State Circuits, vol. SC-27, pp. 109-112, Jan. 1992.
    [185] C. S. Wallace, "A suggestion for a Fast Multiplier," IEEE Trans. Electron. Computers. , vol. EC-13, no. 1, pp. 14-17, Feb. 1964.
    [186] A. D. Booth. "A signed multiplication technique," Quaterly J. Mech. Appl. Math, 4:236-240, 1951.
    [187] Avizienis, A. "Signed-digit number representations for fast parallel arithmetic" . IRE Transactions on Electronic. Computers, vol. EC-10, Sep. 1961, pp. 389-400
    [188] Xiaoping Huang; Wen-Jung Liu; Wei, B.W.Y.;"A high-performance CMOS redundant binary multiplication-and-accumulation (MAC) unit" ,Circuits and Systems Ⅰ: Fundamental Theory and Applications, IEEE Transactions on [see also Circuits and Systems Ⅰ: Regular Papers, IEEE Transactions on] Volume 41, Issue 1, Jan. 1994 Page(s):33-39

© 2004-2018 中国地质图书馆版权所有 京ICP备05064691号 京公网安备11010802017129号

地址:北京市海淀区学院路29号 邮编:100083

电话:办公室:(+86 10)66554848;文献借阅、咨询服务、科技查新:66554700