一种高速低功耗的欠压锁定电路

详细信息    查看全文 | 推荐本文 |

英文篇名：A High Speed and Low Power Under-Voltage Lockout Circuit 作者：谭林 ; 彭克武 ; 廖鹏飞 ; 张颜林 ; 刘伦才 英文作者：TAN Lin;PENG Kewu;LIAO Pengfei;ZHANG Yanlin;LIU Luncai;Sichuan Institute of Solid-State Circuits,China Electronics Technology Group Corp.; 关键词：欠压锁定 ; 输入欠压 ; 轨对轨共源放大器 ; 自适应偏置 英文关键词：under-voltage lockout;;input under-voltage;;rail-to-rail common-source amplifier;;adaptive bias 中文刊名：MINI 英文刊名：Microelectronics 机构：中国电子科技集团公司第二十四研究所; 出版日期：2019-02-20 出版单位：微电子学 年：2019 期：v.49;No.279 基金：“十三五”装备预先研究项目(31513030102-2) 语种：中文; 页：MINI201901016 页数：5 CN：01 ISSN：50-1090/TN 分类号：87-90+95

摘要

设计了一种高速低功耗的欠压锁定电路。在迟滞比较器的输出级采用轨对轨输入共源放大器电路,检测VUVLO由高电平跳变为低电平的过程,自适应地控制输出级的尾电流源大小,以减小输出建立时间,使得后级电路能够快速响应电源变化。基于华虹0.35μm BCD工艺进行设计与仿真,结果表明,在输出级的尾电流大小为1.3μA时,相比传统电路,该电路能减少30%的输出建立时间。这不仅降低了功耗,还提高了电路响应速度。
        A high speed and low power under-voltage lockout circuit was designed.In the output stage of hysteresis comparator,a rail-to-rail input common-source amplifier circuit was used to detect the transition of VUVLO from a high level to a low level,which could control adaptively the tail current of the output stage.So,the output settling time was reduced,and the purpose of improving the ability of the rear stage to quickly respond to power supply variations had achieved.The circuit was designed and simulated in HHNEC 0.35 μm BCD process.Simulations results showed that,when the tail current was 1.3μA,the output settling time was reduced by 30%compared with the conventional technology,which not only reduced the power dissipation,but also improved the transient response of the circuit.

引文

[1] ZHOU Z K,MING X,ZHANG B,et al.Design of novel bootstrap driver used in high power buck converter[C]∥IEEE 8th Int Conf ASIC.Xi’an,China.2009:1165-1168.
    [2]孙顺根,赵梦恋,吴晓波.智能电源电路类IP核研究[J].中国集成电路,2003,46(3):54-58.
    [3]石跃,周泽坤,罗翱,等.一种高性能欠压封锁电路[J].中国集成电路,2007,16(1):26-28.
    [4]刘德尚,苟超,周泽坤,等.一种可用于浮动电源的高精度锁定电路[J].微电子学,2014,44(3):317-320.
    [5]贺江平,张波,孙江.一种基于CMOS工艺的欠压保护电路[J].微电子学,2017,47(1):23-25.
    [6]员瑶,冯全源,邸志雄.一种高精度快速响应欠压锁定电路设计[J].半导体技术,2017,42(3):169-173.